CDC857-3DGG

Mfr. #:: CDC857-3DGG
説明:: IC 3.3V PLL CLK-DRVR 48-TSSOP
ライフサイクル:: メーカー新製品
データシート:: CDC857-3DGG データシート
配達:: DHL FedEx Ups TNT EMS
支払い:: T/T Paypal Visa MoneyGram Western Union
ECAD Model:
詳しくは:: CDC857-3DGG 詳しくは CDC857-3DGG Product Details

製品属性
属性値

Tags: CDC857-3, CDC85, CDC8, CDC

Service Guarantees

We guarantee 100% customer satisfaction.

Quality Guarantees

We provide 90-360 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.
Our experienced sales team and tech support team back our services to satisfy all our customers.

we buy and manage excess electronic components, including excess inventory identified for disposal.
Email us if you have excess stock to sell.

Email: [email protected]

Step1:
Vacuum Packaging with PL

Step2:
Anti-Static Bag

Step3:
Packaging Boxes

CDC857-3DGG 説明

***et: PLL Based Clock Driver, 10 True Output(s), 0 Inverted Output(s), PDSO48

***i-Key: IC 3.3V PLL CLK-DRVR 48-TSSOP

***ark: IC, PLL CLOCK DRIVER, 167MHZ, TSSOP-48; Clock IC Type:PLL Clock Driver; Frequency:167MHz; No. of Outputs:10; Supply Current:235mA; Supply Voltage Range:3V to 3.6V; Digital IC Case Style:TSSOP; No. of Pins:48 ;RoHS Compliant: Yes

***as Instruments: The CDC857-2 and CDC857-3 are high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. They use a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. The CDC857-3 operates at 3.3 V (PLL) and 2.5 V (output buffer). The CDC857-2 operates at 2.5 V (PLL and output buffer). One bank of ten inverting and noninverting outputs provide ten low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. All outputs can be enabled or disabled via a single output enable input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to high impedance state (3-state). Unlike many products containing PLLs, the CDC857 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost. Because it is based on PLL circuity, the CDC857 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AVCC to ground. If AVCC is at GND and VCC = ON, 2 falling edges on G cause the PLL to run with FBOUT being enabled and all other outputs being disabled, after AVCC ramps up to its specified VCC value, with G being kept low. The CDC857 is characterized for operation from 0C to 85C.

Market price

モデル	説明	ストック	価格
CDC857-3DGG DISTI # CDC857-3DGG-ND	IC 3.3V PLL CLK-DRVR 48-TSSOP RoHS: Compliant Min Qty: 80 Container: Tube	Limited Supply - Call
CDC857-3DGGG4 DISTI # CDC857-3DGGG4-ND	IC 3.3V PLL CLK-DRVR 48-TSSOP RoHS: Compliant Min Qty: 80 Container: Tube	Limited Supply - Call
CDC857-3DGG DISTI # N/A	Phase Locked Loops - PLL 3.3V PHASE-LOCK LOOP CLOCK DRIVER	0
CDC857-3DGGG4 DISTI # 595-CDC857-3DGGG4	Phase Locked Loops - PLL Phase-Lock Loop Clock Drivers RoHS: Compliant	0
CDC857-3DGG	PLL Based Clock Driver, 10 True Output(s), 0 Inverted Output(s), PDSO48 RoHS: Compliant	7152	1000:$7.8300 500:$8.2400 100:$8.5800 25:$8.9500 1:$9.6400
CDC857-3DGGR	PLL Based Clock Driver, 10 True Output(s), 0 Inverted Output(s), PDSO48 RoHS: Compliant	16000	1000:$3.9200 500:$4.1300 100:$4.3000 25:$4.4800 1:$4.8300

関連製品

画像	モデル	説明
	Mfr.#: CDC857-3DGGG4 OMO.#: OMO-CDC857-3DGGG4	Phase Locked Loops - PLL Phase-Lock Loop Clock Drivers
	Mfr.#: CDC857-20GGR OMO.#: OMO-CDC857-20GGR-1190	ブランドニューオリジナル
	Mfr.#: CDC857-2DGGG4 OMO.#: OMO-CDC857-2DGGG4-TEXAS-INSTRUMENTS	IC 2.5V PLL CLK-DRVR 48-TSSOP
	Mfr.#: CDC857-2DGGRG4 OMO.#: OMO-CDC857-2DGGRG4-TEXAS-INSTRUMENTS	IC 2.5V PLL CLK-DRVR 48-TSSOP
	Mfr.#: CDC857-3DGGR OMO.#: OMO-CDC857-3DGGR-1190	PLL Based Clock Driver, 10 True Output(s), 0 Inverted Output(s), PDSO48
	Mfr.#: CDC8573DGGR OMO.#: OMO-CDC8573DGGR-1190	ブランドニューオリジナル
	Mfr.#: CDC857B OMO.#: OMO-CDC857B-1190	ブランドニューオリジナル
	Mfr.#: CDC857-3DGGG4 OMO.#: OMO-CDC857-3DGGG4-TEXAS-INSTRUMENTS	IC 3.3V PLL CLK-DRVR 48-TSSOP
	Mfr.#: CDC857-2DGGR OMO.#: OMO-CDC857-2DGGR-TEXAS-INSTRUMENTS	Clock Drivers & Distribution Phase-Lock Loop Clock Drivers
	Mfr.#: CDC857-2DGG OMO.#: OMO-CDC857-2DGG-TEXAS-INSTRUMENTS	Clock Drivers & Distribution Phase-Lock Loop Clock Drivers