74ABT16833DGGRG4

Mfr. #:: 74ABT16833DGGRG4
説明:: IC TXRX NON-INVERT 5.5V 56TSSOP
ライフサイクル:: メーカー新製品
データシート:: 74ABT16833DGGRG4 データシート
配達:: DHL FedEx Ups TNT EMS
支払い:: T/T Paypal Visa MoneyGram Western Union
ECAD Model:
詳しくは:: 74ABT16833DGGRG4 詳しくは 74ABT16833DGGRG4 Product Details

製品属性
属性値

Tags: 74ABT1683, 74ABT168, 74ABT16, 74ABT1, 74ABT, 74AB, 74A

Service Guarantees

We guarantee 100% customer satisfaction.

Quality Guarantees

We provide 90-360 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.
Our experienced sales team and tech support team back our services to satisfy all our customers.

we buy and manage excess electronic components, including excess inventory identified for disposal.
Email us if you have excess stock to sell.

Email: [email protected]

Step1:
Vacuum Packaging with PL

Step2:
Anti-Static Bag

Step3:
Packaging Boxes

74ABT16833DGGRG4 説明

***i-Key: IC DUAL 8-9BIT BUS TXRX 56-TSSOP

***as Instruments: The 'ABT16833 consist of two noninverting 8-bit to 9-bit parity bus transceivers and are designed for communication between data buses. For each transceiver, when data is transmitted from the A bus to the B bus, an odd-parity bit is generated and output on the parity I/O pin (1PARITY or 2PARITY). When data is transmitted from the B bus to the A bus, 1PARITY (or 2PARITY) is configured as an input and combined with the B-input data to generate an active-low error flag if odd parity is not detected. The error (1 or 2) output is configured as an open-collector output. The B-to-A parity-error flag is clocked into 1 (or 2) on the low-to-high transition of the clock (1CLK or 2CLK) input. 1 (or 2) is cleared (set high) by taking the clear (1 or 2) input low. The output-enable ( and) inputs can be used to disable the device so that the buses are effectively isolated. When both and are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability. To ensure the high-impedance state during power up or power down, should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. The SN54ABT16833 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16833 is characterized for operation from -40°C to 85°C.

Market price

モデル	説明	ストック	価格
74ABT16833DGGRG4 DISTI # 74ABT16833DGGRG4-ND	IC TXRX NON-INVERT 5.5V 56TSSOP RoHS: Compliant Min Qty: 2000 Container: Tape & Reel (TR)	Limited Supply - Call
74ABT16833DGGRG4 DISTI # 595-74ABT16833DGGRG4	Bus Transceivers Dual 8-9B Parity Bus Xceivers RoHS: Compliant	0

関連製品

画像	モデル	説明
	Mfr.#: 74ABT16853DGGRE4 OMO.#: OMO-74ABT16853DGGRE4	Bus Transceivers Dual 8 To 9-Bit Prty Transceivers
	Mfr.#: 74ABT16821ADGG,112 OMO.#: OMO-74ABT16821ADGG-112-NXP-SEMICONDUCTORS	IC FF D-TYPE DUAL 10BIT 56TSSOP
	Mfr.#: 74ABT16821ADGG,118 OMO.#: OMO-74ABT16821ADGG-118-NXP-SEMICONDUCTORS	IC FF D-TYPE DUAL 10BIT 56TSSOP
	Mfr.#: 74ABT16821ADL,512 OMO.#: OMO-74ABT16821ADL-512-NXP-SEMICONDUCTORS	IC FF D-TYPE DUAL 10BIT 56SSOP
	Mfr.#: 74ABT16823ADGG,118 OMO.#: OMO-74ABT16823ADGG-118-NXP-SEMICONDUCTORS	IC FF D-TYPE DUAL 9BIT 56TSSOP
	Mfr.#: 74ABT16827ADL,512 OMO.#: OMO-74ABT16827ADL-512-NXP-SEMICONDUCTORS	IC BUF NON-INVERT 5.5V 56SSOP
	Mfr.#: 74ABT16833DGGRE4 OMO.#: OMO-74ABT16833DGGRE4-TEXAS-INSTRUMENTS	IC TXRX NON-INVERT 5.5V 56TSSOP
	Mfr.#: 74ABT16823 OMO.#: OMO-74ABT16823-1190	INSTOCK
	Mfr.#: 74ABT16823ADL OMO.#: OMO-74ABT16823ADL-1190	Flip Flops 18-BIT D-TYPE 3-S
	Mfr.#: 74ABT16841ADL OMO.#: OMO-74ABT16841ADL-1190	Latches 20-BIT BUS INTERFACE LATCH 3-S