SN74S112ADR

Mfr. #:: SN74S112ADR
説明:: IC FF JK TYPE DUAL 1BIT 16SOIC
ライフサイクル:: メーカー新製品
データシート:: SN74S112ADR データシート
配達:: DHL FedEx Ups TNT EMS
支払い:: T/T Paypal Visa MoneyGram Western Union
ECAD Model:
詳しくは:: SN74S112ADR 詳しくは SN74S112ADR Product Details

製品属性
属性値

Tags: SN74S112, SN74S11, SN74S1, SN74S, SN74, SN7

Service Guarantees

We guarantee 100% customer satisfaction.

Quality Guarantees

We provide 90-360 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.
Our experienced sales team and tech support team back our services to satisfy all our customers.

we buy and manage excess electronic components, including excess inventory identified for disposal.
Email us if you have excess stock to sell.

Email: [email protected]

Step1:
Vacuum Packaging with PL

Step2:
Anti-Static Bag

Step3:
Packaging Boxes

SN74S112ADR 説明

***et: Flip Flop JK-Type Neg-Edge 2-Element 16-Pin SOIC T/R

***ark: Flip-Flop Logic IC; Logic Family:S; Supply Voltage Min:4.75V; Supply Voltage Max:5.25V; Package/Case:16-SOIC; No. of Pins:16; Operating Temperature Range:0°C to +70°C; Input Type:TTL; Leaded Process Compatible:Yes; Output Type:TTL ;RoHS Compliant: Yes

***as Instruments: These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset and clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high. The SN54LS112A and SN54S112 are characterized for operation over the full military temperature range of -55C to 125C. The SN74LS112A and SN74S112A are characterized for operation from 0C to 70C.

Market price

モデル	説明	ストック	価格
SN74S112ADR DISTI # SN74S112ADR-ND	IC FF JK TYPE DUAL 1BIT 16SOIC RoHS: Compliant Min Qty: 2500 Container: Tape & Reel (TR)	Limited Supply - Call
SN74S112ADRE4 DISTI # SN74S112ADRE4-ND	IC FF JK TYPE DUAL 1BIT 16SOIC RoHS: Compliant Min Qty: 2500 Container: Tape & Reel (TR)	Limited Supply - Call
SN74S112ADRG4 DISTI # SN74S112ADRG4-ND	IC FF JK TYPE DUAL 1BIT 16SOIC RoHS: Compliant Min Qty: 2500 Container: Tape & Reel (TR)	Limited Supply - Call
SN74S112ADR	J-K Flip-Flop, S Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, PDSO16 RoHS: Compliant	2145	1000:$0.6600 500:$0.6900 100:$0.7200 25:$0.7500 1:$0.8100

関連製品

画像	モデル	説明
	Mfr.#: SN74S241DW OMO.#: OMO-SN74S241DW	Buffers & Line Drivers Octal Buff/Line Drvr W/3-State Otpt
	Mfr.#: SN74S32N OMO.#: OMO-SN74S32N	Logic Gates Quad 2-input Positive-OR gates
	Mfr.#: SN74S138ANSRE4 OMO.#: OMO-SN74S138ANSRE4	Encoders, Decoders, Multiplexers & Demultiplexers 3-line to 8-line Decoder/Demltplxr
	Mfr.#: SN74S132DE4 OMO.#: OMO-SN74S132DE4	Logic Gates Quad 2-inp pos-NAND Schmitt triggers
	Mfr.#: SN74S124DRE4 OMO.#: OMO-SN74S124DRE4-TEXAS-INSTRUMENTS	IC OSC DUAL VCO 60MHZ 16-SOIC
	Mfr.#: SN74SSQE32882ZALR OMO.#: OMO-SN74SSQE32882ZALR-TEXAS-INSTRUMENTS	Registers 28B-56B Reg Buffe
	Mfr.#: SN74S114J OMO.#: OMO-SN74S114J-1190	Flip Flop
	Mfr.#: SN74S153J OMO.#: OMO-SN74S153J-1190	- Bulk (Alt: SN74S153J)
	Mfr.#: SN74S482N OMO.#: OMO-SN74S482N-1190	ブランドニューオリジナル
	Mfr.#: SN74S86DRG4 OMO.#: OMO-SN74S86DRG4-TEXAS-INSTRUMENTS	IC GATE XOR 4CH 2-INP 14SOIC