SN74ALVC7803-25DLR

Mfr. #:: SN74ALVC7803-25DLR
説明:: FIFO 512 X 18 CLOCKED FIFO
ライフサイクル:: メーカー新製品
データシート:: SN74ALVC7803-25DLR データシート
配達:: DHL FedEx Ups TNT EMS
支払い:: T/T Paypal Visa MoneyGram Western Union
ECAD Model:
詳しくは:: SN74ALVC7803-25DLR 詳しくは SN74ALVC7803-25DLR Product Details

製品属性
属性値

メーカー：: テキサスインスツルメンツ

製品カテゴリ：: FIFO

パッケージ/ケース：: SSOP-56

ブランド：: テキサスインスツルメンツ

取り付けスタイル：: SMD / SMT

動作供給電圧：: 3 V to 3.6 V

製品タイプ：: FIFO

サブカテゴリ：: メモリとデータストレージ

単位重量：: 0.024508 oz

Tags: SN74ALVC7803-2, SN74ALVC7803, SN74ALVC780, SN74ALVC7, SN74ALVC, SN74ALV, SN74AL, SN74A, SN74, SN7

Service Guarantees

We guarantee 100% customer satisfaction.

Quality Guarantees

We provide 90-360 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.
Our experienced sales team and tech support team back our services to satisfy all our customers.

we buy and manage excess electronic components, including excess inventory identified for disposal.
Email us if you have excess stock to sell.

Email: [email protected]

Step1:
Vacuum Packaging with PL

Step2:
Anti-Static Bag

Step3:
Packaging Boxes

SN74ALVC7803-25DLR 説明

***et: FIFO Mem Sync Dual Width Uni-Dir 512 x 18 56-Pin SSOP T/R

***i-Key Marketplace: FIFO, 512X18, 15NS, SYNCHRONOUS

***as Instruments: The SN74ALVC7803 FIFO is suited for buffering asynchronous data paths at 50-MHz clock rates and 13-ns access times and is designed for 3-V to 3.6-V VCC operation. The 56-pin shrink small-outline (DL) package offers greatly reduced board space over DIP, PLCC, and conventional SOIC packages. Two devices can be configured for bidirectional data buffering without additional logic. The write clock (WRTCLK) and read clock (RDCLK) should be free running and can be asynchronous or coincident. Data is written to memory on the rising edge of WRTCLK when WRTEN1 is high, is low, and input ready (IR) is high. Data is read from memory on the rising edge of RDCLK when ,, and are low and output ready (OR) is high. The first word written to memory is clocked through to the output buffer regardless of the ,, and levels. The OR flag indicates that valid data is present on the output buffer. The FIFO can be reset asynchronously to WRTCLK and RDCLK. must be asserted while at least four WRTCLK and four RDCLK rising edges occur to clear the synchronizing registers. Resetting the FIFO initializes the IR, OR, and half-full (HF) flags low and the almost-full/almost-empty (AF/AE) flag high. The FIFO must be reset upon power up.

Market price

モデル	説明	ストック	価格
SN74ALVC7803-25DLR DISTI # SN74ALVC7803-25DLR-ND	IC MEMORY FIFO 512X18 56-SSOP RoHS: Compliant Min Qty: 1000 Container: Tape & Reel (TR)	Limited Supply - Call
SN74ALVC7803-25DLR DISTI # N/A	FIFO 512 X 18 CLOCKED FIFO	0
SN74ALVC7803-25DLR	FIFO, 512X18, 15ns, Synchronous, CMOS, PDSO56 RoHS: Compliant	1000	1000:$6.9300 500:$7.3000 100:$7.6000 25:$7.9300 1:$8.5300

関連製品

画像	モデル	説明
	Mfr.#: SN74ALVC7806-40DL OMO.#: OMO-SN74ALVC7806-40DL	FIFO 16-Bit Edg-Trig D-Ty F-F W/3-State Otpt
	Mfr.#: SN74ALVC7814-25DLR OMO.#: OMO-SN74ALVC7814-25DLR	FIFO 64 x 18 3.3-V ASynch FIFO Memory
	Mfr.#: SN74ALVC7803-25DLR OMO.#: OMO-SN74ALVC7803-25DLR	FIFO 512 X 18 CLOCKED FIFO
	Mfr.#: SN74ALVC7814-25DL OMO.#: OMO-SN74ALVC7814-25DL	FIFO 16-Bit Buffer/Driver With 3-State Outputs
	Mfr.#: SN74ALVC7803-25DL OMO.#: OMO-SN74ALVC7803-25DL-TEXAS-INSTRUMENTS	IC 512X18 SYNC FIFO MEM 56-SSOP
	Mfr.#: SN74ALVC7806-25DLR OMO.#: OMO-SN74ALVC7806-25DLR-TEXAS-INSTRUMENTS	IC MEMORY FIFO 256X18 56-SSOP
	Mfr.#: SN74ALVC7805-40DLR OMO.#: OMO-SN74ALVC7805-40DLR-TEXAS-INSTRUMENTS	FIFO 256 x 18 3.3-V Synch FIFO Memory
	Mfr.#: SN74ALVC7813-25DL OMO.#: OMO-SN74ALVC7813-25DL-TEXAS-INSTRUMENTS	FIFO 16-Bit Bus Trnscvr With 3-State Outputs
	Mfr.#: SN74ALVC7806-40DL OMO.#: OMO-SN74ALVC7806-40DL-TEXAS-INSTRUMENTS	FIFO 16-Bit Edg-Trig D-Ty F-F W/3-State Otpt
	Mfr.#: SN74ALVC7806-25DL OMO.#: OMO-SN74ALVC7806-25DL-TEXAS-INSTRUMENTS	FIFO 16-Bit Edg-Trig D-Ty F-F W/3-State Otpt